Panel Fan-Out Manufacturing: Why, When, How? The Jury Has Convened




Steve Bezuk, PhD Qualcomm Technologies Inc. San Diego, CA

Example of FOWLPs in Smartphones



- FO=WLPs\$n\$many\$ Smartphones\$
 - Samsung'models'
 - Huawei'models'
 - Xiaomi'models'
- Parts\$rom\$Qualcomm\$ using\$eWLB\$process\$


Qualcomm RF transceiver Package is 3.3 mm x 3.3 mm



Source: ChipWorks.

Qualcomm PMIC 5.4 mm x 5.4 mm part also found

Qualcomm Audio CODEC Package is 4.25 mm x 3.90 mm



Source: ChipWorks.



Courtesy Jan Vardaman © 2017 TechSearch International, Inc.

IEEE 67th ECTC - Orlando, FL, USA

May 30 - June 2, 2017

Example of Scaling in Package Assemble

Growth of Substrate Strips to Leverage Batch Processing Economics

	Low D	Low Density		High I	Density	Ultra High Density 2-Up		
	4-up	1-up	4-up	3-up	2-Up	1-up	2-Up	
SAT								
А	62x230mm	-	-	74x240mm	-	-	95x240.5mm	
В	63.45x240mm	63.45x240mm	•	•	-	72.6x240mm		
С	60x220mm	-	74x240mm	-	-	74x240mm		
D	63x240mm	-	-	-	-	73.6x241mm		



- → Utilization of Panel Increasing
- → Cost Advantage



© 2017 QUALCOMM Incorporated. All rights reserved

IEEE 67th ECTC - Orlando, FL, USA

May 30 - June 2, 2017

Wafer Processed Package Evolution

Benefits Solution if applicable Finer pitch routing than substrates Finer pitch routing than substrates Challenges - Rel limits die size - 2+ layers of RDL - Increases cost - Requires growth - Cost For 2+ RDL - Cost For 2+ RD	WLP	Face Up FOWLP (InFO)	Face Down FOWLP POP	Face Up WLP/FOWLP (DECA)	WLP with Sidewall Prot.	Face Down FOWLP	WLP	
Features and Benefits - Cost effective for die requiring some fan out prone to edge than substrates - Finer pitch routing than substrates - Rel limits die size - Cost effective for die requiring some fan out prone to edge cracking - Finer pitch routing than substrates - Rel limits die size - Cost effective for die robust handling, Not pattern RDL. Finer pitch compared to substrate based - Finer pitch routing than substrates - Finer pitch routing than substrates - Requires growth - Cost For 2+ RDL								
Benefits Solution if applicable General Content of the property of the pr				No.	Silices Jan of hos IAC	Tenterson Silven		Time
Benefits Solution if applicable Finer pitch routing than substrates Finer pitch routing than substrates Finer pitch							Name of the State	
	rning RDL. pitch Pillars DP ection than	- Flat surface patterning R Finer pitch P for POP connection t solder balls	possible compared to	pattern RDL. Finer pitch possible - Mold protection	handling, Not prone to edge	die requiring some fan out Lower parasitics Finer pitch routing than	solution if applicable - Finer pitch routing	
	to grow Cu	- Cost for 2+ F - Cost to grow pillars for PC	- Cost For 2+ RDL	of Cu pillar on	- Increases cost over WLP	more expensive than substrate	- Handling issues for EMS	Challenges
boundary for many apps WLP, sidewall for high end for h	gh end	- Apps proces for high end phones	for high end	WLP, sidewall	- Same as WLP	for many apps - Multi chip		Applications

© 2017 QUALCOMM Incorporated. All rights reserved

IEEE 67th ECTC - Orlando, FL, USA May 30 - June 2, 2017

2.1/2.5D Advanced Packages for Multichip, Processors, GPUs and FPGA – Opportunities for FO Packaging

	_	2.5D	2.1D				
	TSI CoWoS, CoW, CoS	FOCoS Fan Out Chip on Substrate	SWIFT (Die last FO)	2.1D Photo- Defined Organic Interposer (POI)	EMIB		
	The Bendine Michigan (RVI) Thermical National (RMI I) The Section of Michigan (RMI I) The Section of Michigan (RMI II) The Section of Michigan III III III III III III III III III I				Die 1 Die 3 CGA Substrata W EMB		
Suppliers	TSMC, Multiple OSATS	ASE	Amkor	Shinko	Intel		
Features	 Si Interposer Glass Interposers for electrical performance by GaTech Die first or last assembly depending on process flow In LVM 	 Die first face down FO construction Leverages HVM processes of standard FOWLP but fine pitch RDL In Dev. Panel possible 	 Die last Conventional RDL Die last assembly AOI inspected RDL In Dev. Panel possible 	 Advanced PID Substrate Die last assembly AOI Inspected RDL In Dev. Larger panel possible 	 Si Bridge Embedding Laser SRO/ Mixed Bump Known Good Si Bridge Combination of 300mm and larger panel In LVM 		
Assembly Complexity	Si Interposer +Substrate Assembly	FO processes+ PKG to Substrate Assembly	RDL+ Chip Joining + PKG to Substrate	Conventional Chip Joining only	Conventional Chip Joining only		

Assembly

The 67th Electronic Compone

© 2017 QUALCOMM Incorporated. All rights reserved

FOWLP and the Quest for Smaller Form Factor, Higher Integration, and Larger Panels

- Eliminates die interconnect (bump & wire bonds) and substrate
 - Finer pitches than substrate based technology
 - 10-15um L/S common, 5/5um in HVM, ~2/2um L/S in LVM
 - Shorter interconnects = Lower parasitic
 - Eliminate interconnect stress and ELK crack delamination issues
 - Can improve thermal characteristics
- Batch packaging process like WLP
 - Can use KGD
 - Round panels can leverage WLP and FC bumping equipment
 - Square panels can leverage material and process understanding form WLP
- Potential SiP, Multi-die, 3D Solution
- Larger panel batch processing in development to lower cost
 - Challenges in patterning, sputtering, plating, and materials
 - Challenges with metrology over large format



© 2017 QUALCOMM Incorporated. All rights reserved

May 30 - June 2, 2017